


BEST AVAILABLE COPY

Fig. 3 A layer of dielectric is deposited followed by a lithography
Patterning to open the area where MIMCap need to be built.

305



301
302
303
304
VIAsarray

Fig. 4 To selectively etch dielectric and strip the residual resist
This process leaves Cu VIAs stand alone

403
401

Barrier





Fig. 5 Top-view of Fig. 4.



IMD

2500

BEST AVAILABLE COPY

(60)




Fig. 6 To conformally deposit a MIMCap dielectric, a top metal electrode and CMP to have top electrode co-planer with IMD.